© 1999-2048 dssz.net 粤ICP备11031372号
[C/C++] EDA 12864 verilog 程序
说明: module newlcd(clk,rst,lcd_e,lcd_rs,lcd_rw,data,lcd_psb); input clk; input rst; //input lcd_ret; output lcd_psb; output lcd_e; output lcd_rs; output lcd_rw; output [7:0] data; reg lcd_e; reg lcd_rw; reg lcd_rs; reg [7:0] data; reg [21:0] clkcnt; reg<areacy99> 上传 | 大小:34kb