说明: ovm,systemverilog验证工程包,可以支持cadence以及mentor的工具使用! You can make the OVM library accessible by your SystemVerilog program by using either the package technique or the include technique. To use packages import ovm_pkg. If you are using the field automat
<wangqi1012> 在 上传 | 大小:812032