您好,欢迎光临本网站![请登录][注册会员]  
文件名称: VHDL时钟秒表没电路图MAX2文件C2
  所属分类: Web开发
  开发工具:
  文件大小: 798kb
  下载次数: 0
  上传时间: 2009-06-24
  提 供 者: whs26*****
 详细说明: 在C2基础上的VHDL时钟秒表文件 DEFAULT_DEVICES BEGIN AUTO_DEVICE = EPM7096QC100-7; AUTO_DEVICE = EPM7096LC84-7; AUTO_DEVICE = EPM7096LC68-7; AUTO_DEVICE = EPM7064QC100-7; AUTO_DEVICE = EPM7064LC84-7; AUTO_DEVICE = EPM7064LC68-7; AUTO_DEVICE = EPM7064TC44-7; AUTO_DEVI CE = EPM7064LC44-7; AUTO_DEVICE = EPM7032TC44-6; AUTO_DEVICE = EPM7032QC44-7; AUTO_DEVICE = EPM7032LC44-6; ASK_BEFORE_ADDING_EXTRA_DEVICES = ON; END; TIMING_POINT BEGIN MAINTAIN_STABLE_SYNTHESIS = OFF; CUT_ALL_CLEAR_PRESET = ON; CUT_ALL_BIDIR = ON; END; IGNORED_ASSIGNMENTS BEGIN FIT_IGNORE_TIMING = ON; DEMOTE_SPECIFIC_LCELL_ASSIGNMENTS_TO_LAB_ASSIGNMENTS = OFF; IGNORE_LOCAL_ROUTING_ASSIGNMENTS = OFF; IGNORE_DEVICE_ASSIGNMENTS = OFF; IGNORE_LC_ASSIGNMENTS = OFF; IGNORE_PIN_ASSIGNMENTS = OFF; IGNORE_CHIP_ASSIGNMENTS = OFF; IGNORE_TIMING_ASSIGNMENTS = OFF; IGNORE_LOGIC_OPTION_ASSIGNMENTS = OFF; IGNORE_CLIQUE_ASSIGNMENTS = OFF; END; GLOBAL_PROJECT_DEVICE_OPTIONS BEGIN MAX7000B_ENABLE_VREFB = OFF; MAX7000B_ENABLE_VREFA = OFF; MAX7000B_VCCIO_IOBANK2 = 3.3V; MAX7000B_VCCIO_IOBANK1 = 3.3V; CONFIG_EPROM_PULLUP_RESISTOR = ON; CONFIG_EPROM_USER_CODE = FFFFFFFF; FLEX_CONFIGURATION_EPROM = AUTO; MAX7000AE_ENABLE_JTAG = ON; MAX7000AE_USER_CODE = FFFFFFFF; FLEX6000_USE_LOW_VOLTAGE_CONFIGURATION_EPROM = OFF; FLEX10KA_USE_LOW_VOLTAGE_CONFIGURATION_EPROM = ON; FLEX10K_USE_LOW_VOLTAGE_CONFIGURATION_EPROM = OFF; FLEX6000_ENABLE_JTAG = OFF; CONFIG_SCHEME_FLEX_6000 = PASSIVE_SERIAL; MULTIVOLT_IO = OFF; MAX7000S_ENABLE_JTAG = ON; FLEX10K_ENABLE_LOCK_OUTPUT = OFF; MAX7000S_USER_CODE = FFFF; CONFIG_SCHEME_10K = PASSIVE_SERIAL; FLEX10K_JTAG_USER_CODE = 7F; ENABLE_INIT_DONE_OUTPUT = OFF; ENABLE_CHIP_WIDE_OE = OFF; ENABLE_CHIP_WIDE_RESET = OFF; nCEO = UNRESERVED; CLKUSR = UNRESERVED; ADD17 = UNRESERVED; ADD16 = UNRESERVED; ADD15 = UNRESERVED; ADD14 = UNRESERVED; ADD13 = UNRESERVED; ADD0_TO_ADD12 = UNRESERVED; SDOUT = RESERVED_DRIVES_OUT; RDCLK = UNRESERVED; RDYnBUSY = UNRESERVED; nWS_nRS_nCS_CS = UNRESERVED; DATA1_TO_DATA7 = UNRESERVED; DATA0 = RESERVED_TRI_STATED; FLEX8000_ENABLE_JTAG = OFF; CONFIG_SCHEME = ACTIVE_SERIAL; DISABLE_TIME_OUT = OFF; ENABLE_DCLK_OUTPUT = OFF; RELEASE_CLEARS = OFF; AUTO_RESTART = OFF; USER_CLOCK = OFF; SECURITY_BIT = OFF; RESERVED_PINS_PERCENT = 0; RESERVED_LCELLS_PERCENT = 0; END; ...展开收缩
(系统自动生成,下载前可以参看下载内容)

下载文件列表

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等多线程下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.
 相关搜索: VHDL 时钟 秒表
 输入关键字,在本站1000多万海量源码库中尽情搜索: