说明:VCS MX® is a compiled code simulator. It enables you to analyze, compile, and simulate Verilog, VHDL, mixed-HDL, SystemVerilog, OpenVera and SystemC design descr iptions. It also provides you with a set of simulation and debugging features to validat <y363382546> 上传 | 大小:7mb