说明: This applications note and the included Verilog source code describe how to apply stimulus to a behavioral or gate level descr iption of a CPLD design. The designer should have access to a Verilog simulator and be familiar with its’ basic functional
<mile1228> 上传 | 大小:64kb